

SYNTHESIS OF DIGITAL ASYNCHRONOUS SEQUENTIAL SYSTEMS

TIMIS Mihai, VALACHI Alexandru, BOTEZATU Nicolae

“Gh.Asachi” Technical University of Iasi

mtimis@cs.tuiasi.ro, avalachi@cs.tuiasi.ro

Keywords: Asynchronous Digital Systems Design, Delay Insensitive Gates, Self Timed Circuits, Handshake Protocol.

Abstract: The use of asynchronous sequential circuits has brought many advantages to system development, given the following examples:

- Signal interface protocols (for example SCSI)
- Asynchronous circuits are ideal for building modular systems. This modular structure enables a global system time checkup. The asynchronous circuits developed for high performance systems, for speeds up to 75 MHz, function correctly for lower speeds also. An asynchronous sequential system can be built from a number of modules, by interfacing them.
- CMOS asynchronous circuits dissipate less power than synchronous circuits for the same application. The power consumption rises only while switching. The parts of the circuit that are not used are in a wait state, thus the dissipated power being zero.
- For asynchronous systems, output signal are generated instantly, without waiting the clock signal for synchronization.
- The absence of the clock signal reduces the EMI(Electro Magnetic Interferences).

The design of asynchronous circuit is more difficult than the design of synchronous ones considering the propagation delay of signal trough elementary circuits.

To simplify the analysis and the design of asynchronous systems, their operation is considered to be in fundamental mode. Operating in fundamental mode means that the input signals can change their state only if the circuit is in a stable state, meaning that no state variable is modifying. In fundamental mode all inputs are considered to be levels. Sometimes there is considered the impulse mode, where the inputs can provide impulses (level variations).

References

- [1] Unger, S.H. Asynchronous Sequential Switching Circuits. Wiley Interscience, 1969,ISBN 0-89874-565-9.
- [2] David L. Dill. Trace Theory for Automatic Hierarchical Verification of Speed Independent Circuits, MIT Press, Cambridge, MA, 1989.
- [3] Jo Ebergen. A formal approach to designing delay/insensitive circuits.Distributed Computing, 5(3):107-119, 1991.
- [4] J.E.Hopcroft and J.D. Ullman. Introduction to Automata Theory,Languages and Computation. Addison-Wesley, Reading, MA, 1979.
- [5] Mihai TIMIS, Alexandru Valachi. SYNTHESIS OF THE ASYNCHRONOUS DIGITAL SYSTEMS USING THE IMPROVED LOCALLY CLOCK METHOD. Technical University „Gh.Asachi” Iasi, Automatic Control and Computer Science Faculty, Computer Science departament, 9th International Symposium on Automatic Control and Computer Science Iasi, Romania, 2007.